000 01897nam a2200325 a 4500
001 15029518
008 120319r20112008njua 001 0 eng
010 _a 2007040689
020 _a9788126526857
020 _a9780470128695 (cloth)
020 _a0470128690 (cloth)
040 _aDLC
_cDLC
_dBAKER
_dC#P
_dYDXCP
_dDLC
_dBD-DhAAL
050 0 0 _aTK454
_b.I78 2008
082 0 0 _a621.319/2
_222
100 1 _aIrwin, J. David,
_d1939-
245 1 0 _aBasic engineering circuit analysis /
_cJ. David Irwin , R. Mark Nelms.
250 _a9th ed.
260 _aHoboken, NJ ;
_aNew Delhi :
_bJohn Wiley & Sons,
_cc2008 [reprinted 2010].
300 _axx, 844 p. :
_bill. (some col.) ;
_c29 cm.
500 _aIncludes index.
650 0 _aElectric circuit analysis.
700 1 _aNelms, R. M.
999 _c11995
_d11995
952 _w2012-03-20
_p3010024789
_r2012-07-15
_40
_eDevelopment Book Agency
_00
_bBRACUL
_10
_o621.319/2 IRW
_d2012-03-15
_q2012-07-22
_t1
_70
_cGEN
_2ddc
_g1466.45
_yBK
_s2012-07-15
_l2
_aBRACUL
952 _w2012-03-20
_p3010024790
_r2012-05-28
_40
_eDevelopment Book Agency
_00
_bBRACUL
_m8
_10
_o621.319/2 IRW
_d2012-03-15
_q2012-07-23
_t2
_70
_cGEN
_2ddc
_g1466.45
_yBK
_s2012-05-28
_l1
_aBRACUL
952 _p3010024791
_40
_eDevelopment Book Agency
_00
_bBRACUL
_10
_o621.319/2 IRW
_d2012-03-15
_t3
_70
_cGEN
_2ddc
_g1466.45
_yBK
_aBRACUL
952 _w2012-03-20
_p3010024792
_r2012-06-12
_40
_eDevelopment Book Agency
_00
_bBRACUL
_m4
_10
_o621.319/2 IRW
_d2012-03-15
_q2012-07-23
_t4
_70
_cGEN
_2ddc
_g1466.45
_yBK
_s2012-06-12
_l2
_aBRACUL
952 _w2012-03-20
_p3010024793
_r2012-05-27
_40
_eDevelopment Book Agency
_00
_bBRACUL
_m9
_10
_o621.319/2 IRW
_d2012-03-15
_q2012-07-23
_t5
_70
_cGEN
_2ddc
_g1466.45
_yBK
_s2012-05-27
_l2
_aBRACUL