Hardware architecture design of face recognition system based on FPGA
This conference paper was presented in the 2nd IEEE International Conference on Innovations in Information, Embedded and Communication Systems, ICIIECS 2015; Karpagam College of EngineeringCoimbatore; India; 19 March 2015 through 20 March 2015 [© 2015 Institute of Electrical and Electronics Engineer...
| Հիմնական հեղինակներ: | , , , |
|---|---|
| Այլ հեղինակներ: | |
| Ձևաչափ: | Conference Paper |
| Լեզու: | English |
| Հրապարակվել է: |
© 2015 Institute of Electrical and Electronics Engineers Inc.
2016
|
| Խորագրեր: | |
| Առցանց հասանելիություն: | http://hdl.handle.net/10361/6978 |
| id |
10361-6978 |
|---|---|
| record_format |
dspace |
| spelling |
10361-69782016-11-27T06:55:13Z Hardware architecture design of face recognition system based on FPGA Mondol, Raktim Kumar Khan, Muhammadimran Mahbubul, Hye, A. K. Hassan, Asif S. Department of Electrical and Electronic Engineering DSP Algorithm Face Recognition FFT Field Programmable Gate Array (FPGA) Image Processing PCA VLSI This conference paper was presented in the 2nd IEEE International Conference on Innovations in Information, Embedded and Communication Systems, ICIIECS 2015; Karpagam College of EngineeringCoimbatore; India; 19 March 2015 through 20 March 2015 [© 2015 Institute of Electrical and Electronics Engineers Inc.] The conference paper's definite version is available at: http://10.1109/ICIIECS.2015.7193228 A novel hardware architecture for face-recognition system has been proposed in this paper. In order to make the system cost effective a simple yet efficient algorithm of face-recognition system has been used. We have designed, implemented and verified the algorithm in a cyclone III Field Programmable Gate Array (FPGA) chip. Altera DE0 development board which contains a cyclone III chip on it has been used for debugging purpose. We have also ensured for low power consumption such that the chip could be used universally in a wide range of security systems. To develop a simple yet efficient face recognition algorithm (such as PCA, FFT etc.) on digital hardware, we have researched on various face recognition algorithms using MATLAB codes and studied their detection efficiency under various posture and background and also the complexity of the algorithm. To save hardware resource and at the same time to obtain an acceptable level of recognition we have chosen to use Fast Fourier Transform (FFT). Published 2016-11-27T06:53:34Z 2016-11-27T06:53:34Z 2015 Conference Paper Mondol, R. K., Khan, M. I., Mahbubul Hye, A. K., & Hassan, A. (2015). Hardware architecture design of face recognition system based on FPGA. Paper presented at the ICIIECS 2015 - 2015 IEEE International Conference on Innovations in Information, Embedded and Communication Systems, doi:10.1109/ICIIECS.2015.7193228 978-147996818-3 http://hdl.handle.net/10361/6978 10.1109/ICIIECS.2015.7193228 en http://ieeexplore.ieee.org/document/7193228/ © 2015 Institute of Electrical and Electronics Engineers Inc. |
| institution |
Brac University |
| collection |
Institutional Repository |
| language |
English |
| topic |
DSP Algorithm Face Recognition FFT Field Programmable Gate Array (FPGA) Image Processing PCA VLSI |
| spellingShingle |
DSP Algorithm Face Recognition FFT Field Programmable Gate Array (FPGA) Image Processing PCA VLSI Mondol, Raktim Kumar Khan, Muhammadimran Mahbubul, Hye, A. K. Hassan, Asif S. Hardware architecture design of face recognition system based on FPGA |
| description |
This conference paper was presented in the 2nd IEEE International Conference on Innovations in Information, Embedded and Communication Systems, ICIIECS 2015; Karpagam College of EngineeringCoimbatore; India; 19 March 2015 through 20 March 2015 [© 2015 Institute of Electrical and Electronics Engineers Inc.] The conference paper's definite version is available at: http://10.1109/ICIIECS.2015.7193228 |
| author2 |
Department of Electrical and Electronic Engineering |
| author_facet |
Department of Electrical and Electronic Engineering Mondol, Raktim Kumar Khan, Muhammadimran Mahbubul, Hye, A. K. Hassan, Asif S. |
| format |
Conference Paper |
| author |
Mondol, Raktim Kumar Khan, Muhammadimran Mahbubul, Hye, A. K. Hassan, Asif S. |
| author_sort |
Mondol, Raktim Kumar |
| title |
Hardware architecture design of face recognition system based on FPGA |
| title_short |
Hardware architecture design of face recognition system based on FPGA |
| title_full |
Hardware architecture design of face recognition system based on FPGA |
| title_fullStr |
Hardware architecture design of face recognition system based on FPGA |
| title_full_unstemmed |
Hardware architecture design of face recognition system based on FPGA |
| title_sort |
hardware architecture design of face recognition system based on fpga |
| publisher |
© 2015 Institute of Electrical and Electronics Engineers Inc. |
| publishDate |
2016 |
| url |
http://hdl.handle.net/10361/6978 |
| work_keys_str_mv |
AT mondolraktimkumar hardwarearchitecturedesignoffacerecognitionsystembasedonfpga AT khanmuhammadimran hardwarearchitecturedesignoffacerecognitionsystembasedonfpga AT mahbubulhyeak hardwarearchitecturedesignoffacerecognitionsystembasedonfpga AT hassanasifs hardwarearchitecturedesignoffacerecognitionsystembasedonfpga |
| _version_ |
1814309543142752256 |