Design Technology Co-Optimization in the Era of Sub-Resolution IC Scaling - Vaidyanathan, Kaushik (SPIE, 2016)