Design Technology Co-Optimization in the Era of Sub-Resolution IC Scaling
| Main Author: | Vaidyanathan, Kaushik |
|---|---|
| Format: | Electronic eBook |
| Language: | English |
| Published: |
SPIE,
2016
|
| Subjects: | |
| Online Access: | Full text available on SPIE Digital Library Off-campus access |
Similar Items
-
Design Technology Co-Optimization in the Era of Sub-Resolution IC Scaling
by: Vaidyanathan, Kaushik - Design-Process-Technology Co-optimization XV
- Design-Process-Technology Co-optimization for Manufacturability XIV
- Design-Process-Technology Co-optimization for Manufacturability IX
- Design-Process-Technology Co-optimization for Manufacturability XI